

















With the International Solid-State Circuits Conference less than a week away, Intel has released additional details on its hexa-core desktop, next generation mobile and dual-core Westmere processors. Much of the dual-core data was revealed last month when the CPU manufacturer launched Clarkdale (our review is here if you want additional information on the CPU and its integrated graphics core). When Intel set its internal goals for what its calling Westmere 6C, the company aimed to boost both core and cache count by 50 percent without increasing the processor's thermal envelope. Towards this end, the new Westmere chips will incorporate additional technologies to reduce the CPU's power consumption at idle.Westmere 6C (codename Gulftown) is a native six-core chip as shown above. Intel has crammed 1.17 billion transistors into a die that's approximately 240mm sq. The new chip carries 12MB up L3 (up from Nehalem's 8MB) and a TDP of 130W at 3.33GHz. In addition to the addition of hardware AES encryption instruction decode support, Intel has made a number of improvements to Gulftown's power consumption. Up until now, Intel's efforts to reduce CPU power consumption focused on what it calls the "Core"; the "Uncore" hardware couldn't be powered down or controlled to the same degree. Starting with Westmere, both sections of the CPU can be fine-tuned to minimize power consumption without adversely affecting processor performance. As part of its bid to increase CPU complexity and performance without driving up system-level power consumption, Westmere will also support low-voltage DDR3, which uses an operating voltage of 1.35v (down from 1.5v standard). According to Intel, using the lower voltage memory reduces memory power consumption by about 20 percent overall.The big mobile-specific tech that Intel has debuted with Arrandale (32nm Westmere 2C) is a Turbo Boost for graphics mode. While Intel's standard Turbo mode is available as well, the chip can also cut CPU frequency and ramp the IGP higher to improve graphics performance. Intel refers to this as "HD Graphics with dynamic frequency." How much of a boost this mode can deliver depends on which processor you've got. Intel's spec sheets for the Core i3 processor list a 500MHz standard frequency with a 667MHz maximum dynamic frequency while the Core i5 mobile parts top out at 766MHz. That's 1.33x and 1.53x above stock, respectively.There are two ways to take Intel's Dynamic Frequency technology. On the one hand, it's true that Intel's integrated GPUs have historically been terrible choices for gaming; what the parts have lacked in hardware functionality, they've made up for in terrible driver support. Arrandale's integrated IGP is more advanced than any of its desktop predecessors, but the "new" features Intel baked into the on-die GPU, such as hierarchical Z support, are technologies ATI and NVIDIA launched nearly nineago. Trailing your competition is one thing, trailing your competition by a decade is something else entirely.On the other hand, however, Intel's new IGP is indisputably the fastest, most gaming-friendly part the company has ever built. A 33 percent (or 53 percent) higher clockspeed isn't going to turn Arrandale's IGP into a discrete part from ATI or NVIDIA, but it should provide noticable performance improvements provided that the processor speed tradeoff doesn't obscure them. The ability to trade CPU cycles for GPU horsepower gives even a modest system additional flexibility; it's easy to see how this sort of capability could end up integrated into Intel's Atom product line in the not-too-distant future.In addition to its x86 CPU briefings, Intel will present a number of paper's at the ISSCC. Chief among these are the company's ongoing research into so-called "digital intelligence," high-speed point-to-point interconnects, and reconfigurable computing. Intel will also give more details on a 48-core single-chip processor it unveiled last December. One of the features the company will discuss is the chip's use of so-called circuit switching rather than packet switching when passing messages. By mapping out the route from core to core before actually sending a message, Intel claims it can vastly accelerate the speed at which information is passed within the chip structure.