In this VHDL project , VHDL code for full adder is presented. VHDL code for the adder is implemented by using behavioral and structural models.

The full adder has three inputs X1, X2, Carry-In Cin and two outputs S, Carry-Out Cout as shown in the following figure:

The VHDL code for the full adder using the structural model: