

UTD Main Thread For More Information About The Union for Technological Development:

Created by Jontis_00 for the UTDThis is a vertical memory cell tileable with 1 space inbetween.It comes with 4 inputs lines for: Reseting memmory, enable writing for 0's, enable writing for 1's, send stored data.It is very easy to wire inputs and outputs.The schematic contains 8 cells and instructions of what each line dose.