SAFERTOS and IAR Embedded Workbench for RISC-V are available on the RISC-V board HiFive1 from SiFive to form a compelling RISC-V safety solution. A free, fully functional demo of the solution is available from the WITTENSTEIN high integrity systems website.

SAFERTOS is available integrated with the complete C/C++ compiler and debugger toolchain IAR Embedded Workbench for RISC-V on the HiFive1. This integration is built for safety from the outset, with SAFERTOS available pre-certified to IEC 61508 SIL3 and ISO 26262 ASIL D. RISC-V is an exciting modern Instruction Set Architecture (ISA) with huge possibilities.

SAFERTOS is a pre-emptive, safety critical RTOS from WITTENSTEIN high integrity systems that delivers unprecedented levels of determinism and robustness to embedded systems, whilst using minimal resources. It is used internationally across a range of safety critical applications and is renowned for its high quality. SAFERTOS is available pre-certified to ISO 26262 ASIL D and IEC 61508 SIL 3 by TÜV SÜD. A key advantage of SAFERTOS is the upgrade path from FreeRTOS to SAFERTOS; prototype using FreeRTOS and convert to SAFERTOS at the start of formal development.

A free, fully functional binary demo of SAFERTOS with IAR Embedded Workbench for RISC-V is available from the WHIS website at https://www.highintegritysystems.com/safertos/

The complete C/C++ compiler and debugger toolchain IAR Embedded Workbench for RISC-V offers excellent code optimizations for size and speed. To ensure code quality, the toolchain includes C-STAT® for integrated static code analysis. C-STAT can help prove compliance with specific standards like MISRA C:2004, MISRA C++:2008 and MISRA C:2012, as well as detect defects, bugs, and security vulnerabilities as defined by the Common Weakness Enumeration (CWE) and a subset of CERT C/C++. Future releases of the toolchain will include functional safety certification.

RISC-V is an ambitious programme to develop a free and open universal Instruction Set Architecture that is suitable for all processors, from small embedded microcontrollers to fast high performance computers.

"SAFERTOS and IAR Embedded Workbench form a compelling solution on this exciting ISA," Says Steve Ridley, Engineering Leader at WITTENSTEIN high integrity systems, "We are experiencing significant engagements from our customers, and I look forward to the continued evolution of RISC-V."

"We are happy to see this integration of SAFERTOS and IAR Embedded Workbench for RISC-V as it enables new possibilities for the RISC-V developer community," says Anders Holmberg, Chief Strategy Officer, IAR Systems. "IAR Systems launched high-quality professional tools for RISC-V in 2019 and we plan to continue playing an active role in the RISC-V space in 2020 and forward."

A fully functional demo of the new solution is available for free download from the WHIS website at https://www.highintegritysystems.com/safertos/

About WITTENSTEIN high integrity systems



WITTENSTEIN high integrity systems is a safety systems company that produces and supplies real time operating systems and platform solutions to the Automotive, Aerospace, Medical and Industrial sectors worldwide. For more information, please visit http://www.highintegritysystems.com.

About IAR Systems



IAR Systems supplies future-proof software tools and services for embedded development, enabling companies worldwide to create the products of today and the innovations of tomorrow. Since 1983, IAR Systems' solutions have ensured quality, reliability and efficiency in the development of over one million embedded applications. The company is headquartered in Uppsala, Sweden and has sales and support offices all over the world. Since 2018, Secure Thingz, a provider of advanced security solutions for embedded systems in the IoT, is part of IAR Systems. Learn more at http://www.iar.com





For the original version on PRWeb visit: https://www.prweb.com/releases/new_risc_v_solution_safertos_for_iar_embedded_workbench_for_risc_v_available_from_wittenstein_high_integrity_systems/prweb16841125.htm